ZPUino User Manual

Alvaro Lopes

April 10, 2012
Contents

1 Version
2 ZPUino
   2.0.1 What is inside ZPUino
   2.0.2 Where does it run
   2.0.3 IO Device features
   2.0.4 Hardware support
   2.1 Overview
3 Peripheral Pin Select
   3.1 Redirecting output
      3.1.1 Examples
   3.2 Redirecting input
      3.2.1 Examples
4 IO Modules
   4.1 GPIO
      4.1.1 HDL sources and modules
      4.1.2 Location
      4.1.3 Registers
      4.1.4 Software
   4.2 Timers
      4.2.1 HDL sources and modules
      4.2.2 Location
      4.2.3 Registers
      4.2.4 PWM registers
      4.2.5 Timer prescaler
      4.2.6 Timer PWM update policy
      4.2.7 Software
   4.3 UART
      4.3.1 HDL sources and modules
      4.3.2 Location
      4.3.3 Registers
      4.3.4 UART Prescaler
      4.3.5 Software
1 Version

This is version 0.9 of the document.
2 ZPUino

ZPUino is a SoC (System-on-a-Chip) based on Zylin’s ZPU 32-bit processor core.

2.0.1 What is inside ZPUino

Hardware-wise, ZPUino currently integrates the following devices:

- ZPU Extreme Core, a modified ZPU core
- One or two UART
- Two SPI interfaces
- A 16-bit and a 24-bit timer.
- One TSC (Time Stamp Counter)
- 128-bit GPIO interface
- Interrupt Controller
- Two SigmaDelta outputs
- Peripheral Pin Select
- VGA (optional)

Software-wise, it supports the following features:

- 4Kb Bootloader, which includes required emulation code for ZPU.
- Bootstraps code from program flash (shadows into FPGA blockram)
- Serial programming of program flash.

2.0.2 Where does it run

First implementation was done on Spartan3E 500 (-4), on a S3E Starter Kit, with a M25P16 SPI flash ROM and 32Kbytes RAM.

Right now it runs on other many boards, see chapter ?? for more information.

Running speed: up to 100MHz, 96MHz recommended.
2.0.3 IO Device features

UART features:
- 16-bit prescaler
- 2048-byte deep receive FIFO. (16 byte in reduced implementations)

SPI features:
- Two independent SPI master controllers
- Programmable prescaler
- Configurable CPOL
- Configurable SRE (Sample on Rising Edge)
- 8, 16, 24 and 32-bit transmission modes, 4 byte (32 bit) receive register.
- Configurable blocking operation

Timer features:
- Two independent timers
- 10-bit prescaler
- 16-bit and 24-bit counter
- Count-up and Count-down mode
- 16-bit Compare register
- Clear on Compare match support
- Interrupt support on Compare Match
- Output compare Registers to GPIO pin (allows PWM)

GPIO features:
- Up to 128 GPIO entries
- Bi-directional (tristate) configuration

SigmaDelta features:
- Two 16-bit channel
- Runs at system clock speed
- Configurable endianness

PPS (Peripheral pin select) features:
- Map every device pin to any GPIO pin
- Fully configurable in run-time
VGA features:

- HQVGA (160x120), using 800x600@75Hz output.
- 8-bit color (3 bits red, 3 bits green, 2 bits blue).
- Integrated programmable character ram (8x8)

ZPUino programmer:

- 1Mbps programming speed
- Supports programming both sketches and FPGA bitfile [if ZPUino bootloader already loaded]
- Support for upload-to-ram

2.0.4 Hardware support

Currently ZPUino should run on any Spartan3E FPGA (from 250 and beyond), and Spartan6 FPGA (LX4 and beyond).

List of flash devices currently supported by programmer:

- ST M25P16
- SST SST25VF040B
- ATMEL AT45DB081D

Other flash might be supported. Specifically flash from same series, but with different capacities, can be easily added to programmer. For other flash vendors or models contact us by e-mail.
2.1 Overview
3 Peripheral Pin Select

This information relates to ZPUino 1.0 release. Other releases might have different specs.

ZPUino includes a feature which is called Peripheral Pin Select (in short, PPS). PPS allows you to map every device input or output pin (such as SPI clock and SPI data lines) to each individual pin (GPIO), thus not requiring you to perform synthesis and P&R each time you want to use a device on a different IO pin.

To simplify things, three methods are supplied to manipulate PPS:

```c
void pinModePPS(int pin, int value);
void outputPinForFunction(unsigned int pin, unsigned int function);
void inputPinForFunction(unsigned int pin, unsigned int function);
```

Three register blocks exist to configure how pin selection is done. These are called `GPIOPPSIN`, `GPIOPPSOUT` and `GPIOPPSMAP`. The above functions manipulate these registers.

3.1 Redirecting output

In order to direct any peripheral output to a GPIO pin, you have to:

- Configure the GPIO pin as output;
- Enable PPS on selected GPIO pin;
- Configure `GPIOPPSOUT` (outputPinForFunction) to the peripheral signal

3.1.1 Examples

The following example maps Sigma Delta 1st channel into GPIO pin number 30:

```c
void setup(void)
{
    // Configure pin as output
    pinMode(30, OUTPUT);
    // enable PPS on this pin
    pinModePPS(30, HIGH);
    // Map SigmaDelta channel 1 to pin 30
    outputPinForFunction(30, IO_PIN_SIGMADELTA1);
}
```
Note that you can use GPIO aliases for your board instead of GPIO number. See your board specific documentation.

3.2 Redirecting input

In order to direct GPIO input into any peripheral, you have to:

- Configure the GPIO pin as input;
- Configure `GPIOPPSIN` (inputPinForFunction) to the peripheral signal;

Note that for input you don't need to enable PPS on the pin using `pinModePPS`.

3.2.1 Examples

The following example maps USPI MISO signal (Master-In Slave-out) to GPIO pin number 10:

```c
void setup(void) {
    // Configure pin as input
    pinMode(10, INPUT);
    // Map pin 30 to USPI MISO
    inputPinForFunction(10, IOPIN_USPI_MISO);
}
```
4 IO Modules

ZPUino comes with a few IO modules you can use. You can also add other modules, since ZPUino is Wishbone compliant.

IO accesses in ZPUino are done using MMIO (Memory Mapped IO).
In ZPUino IO devices are connected to the IO module in slots, and can be accessed using the "C" macro \texttt{IO\_SLOT(x)}, where \(x\) depicts the slot ID for the module.

Registers in each IO slot can be accessed using the "C" \texttt{REGISTER(base, x)} macro, where \texttt{base} depicts the MMIO address, and \(x\) depicts the register index.

For example, to write to the 3rd register of IO slot 9, you can do it the following way:

```c
void writetodevice(unsigned int value) {
    // Write to 3rd register on IO slot 9
    REGISTER(IO\_SLOT(9), 3) = value;
}
```

See the board specific documentation for current allocation of IO modules.
4.1 GPIO

4.1.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_gpio is
  generic (  
gpio_count: integer := 32  
);  
port (  
  wb_clk_i: in std_logic;  
  wb_rst_i: in std_logic;  
  wb_dat_o: out std_logic_vector(wordSize-1 downto 0);  
  wb_dat_i: in std_logic_vector(wordSize-1 downto 0);  
  wb_adr_i: in std_logic_vector(maxI0bit downto minI0bit);  
  wb_we_i: in std_logic;  
  wb_cyc_i: in std_logic;  
  wb_stb_i: in std_logic;  
  wb_ack_o: out std_logic;  
  wb_inta_o: out std_logic;  
  spp_data: in std_logic_vector(gpio_count-1 downto 0);  
  spp_read: out std_logic_vector(gpio_count-1 downto 0);  
  gpio_o: out std_logic_vector(gpio_count-1 downto 0);  
  gpio_t: out std_logic_vector(gpio_count-1 downto 0);  
  gpio_i: in std_logic_vector(gpio_count-1 downto 0);  
  spp_cap_in: in std_logic_vector(gpio_count-1 downto 0);  
  spp_cap_out: in std_logic_vector(gpio_count-1 downto 0)  
);  
end component;
```

Compliance

The GPIO module is wishbone compatible, in non-pipelined mode.

Generics

GPIO_count

Number of GPIO (1 to 128)

Source files

All GPIO system is implemented in `zpuino_gpio.vhd`. 
PPS capability

Some pins can have their PPS capability disabled in order to reduce complexity in some designs. The two inputs spp_cap_in and spp_cap_out can be manipulated so that some pins have or not in/out PPS capabilities.

4.1.2 Location

GPIO are located in IOSLOT 2.

4.1.3 Registers

Two bits can be manipulated for each GPIO pin, a tristate bit and an output bit. GPIO uses up to 4 32-bit individual registers in order to map all 128-bits. Note that the actual number of GPIO available is board dependant.

GPIODATA register

GPIODATA is actually a 4-word register. Each bit maps a single GPIO input/output. If the GPIO is configured as an output (see GPIOTRIS register for input/output selection) writing a 0 or 1 to a specific bit will cause the underlying pin to become 0 or 1 (except if pin is currently mapped to a peripheral - see PPS for more details). When read it will depict the values at an input (if the pin is configured as an input) or the current output value if it’s configured as an output.

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>GPIODATA [31:0]</td>
<td>32</td>
</tr>
<tr>
<td>63</td>
<td>32</td>
</tr>
<tr>
<td>GPIODATA [63:32]</td>
<td>64</td>
</tr>
<tr>
<td>95</td>
<td>64</td>
</tr>
<tr>
<td>GPIODATA [95:64]</td>
<td>96</td>
</tr>
<tr>
<td>127</td>
<td>96</td>
</tr>
<tr>
<td>GPIODATA [127:64]</td>
<td></td>
</tr>
</tbody>
</table>

Table 4.1: GPIODATA register
**GPIOTRIS register**

*GPIOTRIS* is actually a 4-word register. When a bit is set to one, the GPIO becomes an input (it will be tristated).

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
</tr>
<tr>
<td>63</td>
<td>32</td>
</tr>
<tr>
<td>95</td>
<td>64</td>
</tr>
<tr>
<td>127</td>
<td>96</td>
</tr>
</tbody>
</table>

Table 4.2: GPIOTRIS register

### 4.1.4 Software

GPIO pins should be manipulated using the Arduino-like functions `digitalWrite()`, `digitalRead()` and `pinMode()`. Additionally GPIO can be bound to devices using PPS (Peripheral Pin Select).

You can also use the following "C" macros if needed. Each pin block is 32-bit wide:

- `GPIODATA(x)`
  - GPIODATA for pin block x
- `GPIOTRIS(x)`
  - GPIOTRIS for pin block x
4.2 Timers

ZPUino includes two generic timers, which are able to generate PWM signals. The default implementation includes a 16-bit timer with prescaler and TSC, and a second 24-bit timer with no prescaler nor TSC. The PWM controls of the 2nd timer are double buffered.

4.2.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_timers is
    generic (
        A_TSCENABLED: boolean := false;
        A_PWMCOUNT: integer range 1 to 8 := 2;
        A_WIDTH: integer range 1 to 32 := 16;
        A_PRESCALER_ENABLED: boolean := true;
        A_BUFFERS: boolean := true;
        B_TSCENABLED: boolean := false;
        B_PWMCOUNT: integer range 1 to 8 := 2;
        B_WIDTH: integer range 1 to 32 := 16;
        B_PRESCALER_ENABLED: boolean := false;
        B_BUFFERS: boolean := false
    );

    port (
        wb_clk_i: in std_logic;
        wb_rst_i: in std_logic;
        wb_dat_o: out std_logic_vector(wordSize-1 downto 0);
        wb_dat_i: in std_logic_vector(wordSize-1 downto 0);
        wb_adr_i: in std_logic_vector(maxI0bit downto minI0bit);
        wb_we_i: in std_logic;
        wb_cyc_i: in std_logic;
        wb_stb_i: in std_logic;
        wb_ack_o: out std_logic;
        wb_inta_o: out std_logic;
        wb_intb_o: out std_logic;
        pws_A_out: out std_logic_vector(A_PWMCOUNT-1 downto 0);
        pws_B_out: out std_logic_vector(B_PWMCOUNT-1 downto 0)
    );
end component;
```

Compliance

The Timer module is wishbone compatible, in non-pipelined mode.
Generics

There are two sets of generics, one for each timer (timer A and B)

**TSCENABLED**
Set if TSC (TimeStamp Counter) is enabled on timer A/B (default: false)

**PWMCOUNT**
Number of PWM outputs for timer A/B (default: 2)

**WIDTH**
Timer A/B width, in bits (default: 16)

**PRESCALER_ENABLED**
Set if prescaler is enabled for timer A/B (default: true for timer A, false for timer B)

**BUFFERS**
Set if double-buffering of PWM registers is enabled on this timer (default: false for timer A, true for timer B)

Source files

ZPUino Timers are composed of the following source modules:

- `zpuino_timers.vhd`: Top level Timers module
- `timer.vhd`: Timer module
- `prescaler.vhd`: Prescaler module

<table>
<thead>
<tr>
<th>Source file</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>zpuino_timers.vhd</td>
<td>Top level Timers module</td>
</tr>
<tr>
<td>timer.vhd</td>
<td>Timer module</td>
</tr>
<tr>
<td>prescaler.vhd</td>
<td>Prescaler module</td>
</tr>
</tbody>
</table>

Table 4.3: Timer source files

4.2.2 Location

Timer registers are usually located in IOSLOT 3.

4.2.3 Registers

**TMRxCTL register**

TMRxCTL is located at offset 0 for the first timer, and offset 64 for the second timer.
Table 4.4: TMRxCTL register

0 - TMREN [RW]
   Timer Enable. When set to '1', timer will count either up or down, depending on TMRDIR value.

1 - TMRCCM [RW]
   Timer Clear on Compare Match. If this bit is set, whenever TMRCNT matches TMRCMP the current value of TMRCNT will be set to zero.

2 - TMRDIR [RW]
   Timer count direction. If this bit is set, then at every timer tick the value of TMRCNT will be incremented. If this bit is not set, then TMRCNT value will be decremented instead.

3 - TMRIEN [RW]
   Timer Interrupt Enable. When this bit is set and TMRINTR is not set, an interrupt is generated whenever TMRCNT matches TMRCMP. To rearm interrupt TMRINTR must be cleared before exiting the ISR routine.

[6-4] TMRPRES [RW]
   Timer prescaler. The timer prescale has 3 bits. See table 4.6 for more details on the prescaler value.

7 - TMRINTR [RW]
   Timer Interrupt. This bit is set whenever an interrupt occurs. It needs to be cleared in software to re-enable this interrupt source.

8 - Reserved
   Reserved.

[10:9] - TMRUPDP [RW]
   Timer PWM update policy. See table 4.7 for details.

TMRxCNT

TMRxCNT is located at offset 1 for the first timer, and offset 65 for the second timer. Current timer counter value. This is a read/write register.
TMRxCMP

TMRxCMP is located at offset 2 for the first timer, and offset 66 for the second timer. Current timer compare value. This is a read-write register.

TMRxTSC

TMRxCMP is located at offset 3 for the first timer, and offset 67 for the second timer. Timestamp Counter. This register is only available in the first timer (by omission). It's also known as TIMERTSC. This register is incremented at each clock cycle, and is 32-bit wide. It's a read-only register.

4.2.4 PWM registers

The PWM output, is, unlike common PWM implementations, controlled by a LOW and a HIGH register. This allows for more precise operation. The exact location of PWM registers are a bit complex, since each timer might have zero or more PWM outputs. The address for PWM output $Y$ of timer $X$ can be computed by the following equation:

$$TMRxPWMBASE = (64 \times X) + 32 + (4 \times Y)$$

Use the provided "C" macros whenever possible. See section 4.2.7 for more details.

TMRxPWMLow

TMPxPWMLow is located at offset 0 from TMRxPWMBASE. Low PWM compare value. If $TMRxCNT$ is higher or equal this value, the PWM will output 0. It's a write-only register.

TMRxPWMHigh

TMPxPWMHigh is located at offset 1 from TMRxPWMBASE. High PWM compare value. If $TMRxCNT$ is lower than this value, the PWM will output 1. It's a write-only register.

TMRxPWMCTL

TMPxPWMLow is located at offset 2 from TMRxPWMBASE. PWM control bits. It’s a write-only register.
Table 4.5: TMRxPWMCTL register

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>PWMxEN</td>
</tr>
</tbody>
</table>

0 - PWMxEN
   PWM enable

### 4.2.5 Timer prescaler

When enabled, the timer prescaler divides the main clock according to table 4.6.

<table>
<thead>
<tr>
<th>Prescaler value</th>
<th>Clock divider</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1</td>
</tr>
<tr>
<td>001</td>
<td>2</td>
</tr>
<tr>
<td>010</td>
<td>4</td>
</tr>
<tr>
<td>011</td>
<td>8</td>
</tr>
<tr>
<td>100</td>
<td>16</td>
</tr>
<tr>
<td>101</td>
<td>64</td>
</tr>
<tr>
<td>110</td>
<td>256</td>
</tr>
<tr>
<td>111</td>
<td>1024</td>
</tr>
</tbody>
</table>

Table 4.6: Timer prescaler values

### 4.2.6 Timer PWM update policy

Sometimes is desirable to use a double-buffering technique when manipulating PWM parameters, to avoid them changing at unwanted time.

<table>
<thead>
<tr>
<th>UPDP value</th>
<th>Update Policy</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>UPDATE NOW</td>
</tr>
<tr>
<td>01</td>
<td>UPDATE ON ZERO SYNC</td>
</tr>
<tr>
<td>10</td>
<td>UPDATE LATER</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Table 4.7: PWM update policy

UPDATE NOW
   Update PWM values as you write them.
UPDATE ON ZERO SYNC
Update PWM values when the timer counter reaches 0. Until then the new PWM values will stay on the double buffer.

UPDATE LATER
Don’t update PWM values, just update the double buffer.

For precise PWM synchronization, do:
• Set update policy to UPDATE LATER.
• Change the PWM parameters at will.
• Set update policy to UPDATE ON ZERO SYNC. When timer counter reaches 0 (or overflows), all PWM will be set synchronously.

4.2.7 Software
As of ZPUino 1.0, no software classes are implemented to manipulate the timer, meaning you have to write directly to its registers.

Setting up a timer interrupt

The following example shows how to use interrupts with Timer 0. Timer is set up for a 100KHz operation with interrupts enabled.

```c
void _zpu_interrupt()
{
  if (TMR0CRL & _BV(TC0IF)) { /* Interrupt comes from timer 0 */

    /* do something here... */
    /* Clear the interrupt flag on timer register */
    TMR0CTL &= ~_BV(TC0IF);
  }
}

void setup()
{
  unsigned frequency = 100000;

  TMR0CNT = 0; /* Clear timer counter */
  TMR0CMP = (CLK_FREQ / frequency) - 1; /* Set up timer, no prescaler */
  TMR0CTL = _BV(TC0LEN) | _BV(TC0CM) | _BV(TC0DIR) | _BV(TC0LEN);
  intrmask = _BV(INTRLINE_TIMER0); /* Enable timer 0 interrupt on mask */
  intrctl = _BV(INTREN); /* Globally enable interrupts */
```
PWM

A few macros are provided to ease PWM register access:

TMR0PWMLOW(x)
    PWMLOW register on timer 0, for PWM output x
TMR0PWMHIGH(x)
    PWMHIGH register on timer 0, for PWM output x
TMR0PWMCTL(x)
    PWMCTL register on timer 0, for PWM output x
TMR1PWMLOW(x)
    PWMLOW register on timer 1, for PWM output x
TMR1PWMHIGH(x)
    PWMHIGH register on timer 1, for PWM output x
TMR1PWMCTL(x)
    PWMCTL register on timer 1, for PWM output x
4.3 UART

ZPUino UART is a generic UART implementation, with a 16x oversampling filter. Only 8n1 data format is supported (1 start bit, 8 data bits, 1 stop bit, no parity). With a 96Mhz clock, baud rates up to 3Mbit can be used with perfect timing alignment.

4.3.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_uart is
generic (
    bits: integer := 11
);
port ( 
    wb_clk_i: in std_logic;
    wb_rst_i: in std_logic;
    wb_dat_o: out std_logic_vector(wordSize-1 downto 0);
    wb_dat_i: in std_logic_vector(wordSize-1 downto 0);
    wb adr_i: in std_logic_vector(maxI0bit downto minI0bit);
    wb_we_i: in std_logic;
    wb_cyc_i: in std_logic;
    wb_stb_i: in std_logic;
    wb_ack_o: out std_logic;
    wb_inta_o: out std_logic;

    enabled: out std_logic;
    tx: out std_logic;
    rx: in std_logic 
);
end component;
```

Compliance

The UART module is wishbone compatible, in non-pipelined mode.

Generics

bits

Number of RX FIFO address bits

UART FIFO size will be $2^{bits}$ bytes wide. Default FIFO address size is 11 bits ($2^{11} = 2048$ bytes)
Source files

ZPUino UART is composed of the following source modules:

- zpuino_uart.vhd  Top level UART module
- zpuino_uart_rx.vhd  UART RX module
- uart_brgen.vhd  Baud rate generator
- zpuino_uart_mv_filter.vhd  RX Majority voting filter
- tx_unit.vhd  UART TX module
- fifo.vhd  UART FIFO module

Table 4.8: UART source files

4.3.2 Location

UART registers are usually located in IOSLOT 1.

4.3.3 Registers

UART operation is controlled by three registers, UARTCTL, UARTDATA and UARTSTATUS.

UARTCTL register

The UARTCTL register controls the transmit and receive operation of the UART.

<table>
<thead>
<tr>
<th>31</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reserved</td>
<td>UARTEN</td>
<td>UARTPRES</td>
<td></td>
</tr>
</tbody>
</table>

Table 4.9: UARTCTL register

16 - UARTEN

UARTEN bit controls whether UART is enabled or not. When set to 1, UART input and output will be mapped to appropriate pins. When set to 0 TX and RX will be disconnected.

[15:0] - UARTPRES

UART prescaler (16 bits). See 4.3.4 for details.
**UARTDATA register**

The *UARTDATA* register is used for transmission and reception of UART data. Reception includes a configurable (synthesis time) FIFO. Only the lower 8 bits of this register are used.

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>TXRXD</td>
</tr>
</tbody>
</table>

Table 4.10: UARTDATA register

[7:0] - TXRXD
8-bit UART data transmit and receive register.

**UARTSTATUS register**

The *UARTSTATUS* register contains the current status of UART.

<table>
<thead>
<tr>
<th>31</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>UARTTXR</td>
<td>UARTRXR</td>
</tr>
</tbody>
</table>

Table 4.11: UARTSTATUS register

1 - UARTTXR
UART TX Ready bit. Reads as 1 when there’s space in TX FIFO for transmission, 0 otherwise. This bit should be checked before attempting transmission over the UART.

0 - UARTRXR
UART RX Ready bit. Reads as 1 when there’s received data in FIFO, 0 otherwise.

**4.3.4 UART Prescaler**

The UART Prescaler divides system clock and provides baud rate generation for RX and TX. An additional prescaler of 16 is used by the RX module. Prescaler can be configured by setting the appropriate bits in the *UARTCTL* register.

\[
Prescale = \frac{f_{osc}}{baudrate \times 16} - 1
\]
4.3.5 Software

Acessing the UART in software can be done using the `HardwareSerial` class. The default UART module is already instantiated as `Serial`.

Examples

The following example uses the default `Serial` object.

```cpp
void setup()
{
    Serial.begin(115200);    // Set up serial at 115200 baud
    Serial.println("Hello World!"); // Write Hello World! to serial
}

void loop()
{
    if (Serial.available()) { // If there is data on the UART...
        Serial.write(Serial.read()); // ... write it back!
    }
}
```

The following example uses a custom UART on IOSLOT 9:

```cpp
HardwareSerial mySerial(9); // New Serial UART on IO SLOT 9

void setup()
{
    mySerial.begin(115200);    // Set up serial at 115200 baud
    mySerial.println("Hello World!"); // Write Hello World! to serial
}

void loop()
{
    if (mySerial.available()) { // If there is data on the UART...
        mySerial.write(Serial.read()); // ... write it back!
    }
}
```
4.4 CRC16

The CRC16 module implements a CRC16 engine with configurable polynomial. This module is required. It’s used by the bootloader code.

4.4.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_crc16 is
  port (  
    wb_clk_i: in std_logic; 
    wb_rst_i: in std_logic; 
    wb_dat_o: out std_logic_vector(wordSize-1 downto 0); 
    wb_dat_i: in std_logic_vector(wordSize-1 downto 0); 
    wb_adr_i: in std_logic_vector(maxIOBit downto minIOBit); 
    wb_we_i: in std_logic; 
    wb_cyc_i: in std_logic; 
    wb_stb_i: in std_logic; 
    wb_ack_o: out std_logic; 
    wb_inta_o:out std_logic 
  );
end component;
```

Compliance

The CRC16 is wishbone compatible, in non-pipelined mode.

Source files

All CRC16 system is implemented in `zpuino_crc16.vhd`.

4.4.2 Location

4.4.3 Registers

CRCACC

The `CRCACC` register contains the accumulated CRC16 value. It’s a read-write register.
### Table 4.12: CRC16ACC register

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>CRC16ACC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CRCPOLY**

The *CRCAPP* register contains the polynomial for the CRC16 operation. It’s a read-write register.

### Table 4.13: CRC16POLY register

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>CRC16POLY</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CRCAPP**

The *CRCAPP* register, when written, appends the value to the current CRC16 engine. It’s a write-only register. Note that CRC16 computation takes 8 clock cycles. Note that the append register is 8-bit wide.

### Table 4.14: CRC16APP register

<table>
<thead>
<tr>
<th>31</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>CRC16APP</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CRCAM1**

The *CRCAM1* register is a read-only register, and depicts the previous value of *CRCACC* when *CRC16APP* register is written.

### Table 4.15: CRC16AM1 register

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>CRC16AM1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The CRCAM2 register is a read-only register, and depicts the previous value of CRCAM1 when CRC16APP register is written. This register is of great importance, because if you’re processing a stream and the last two bytes of that stream are the CRC value, the 2-value-old CRC value can be compared without need for software intervention.

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>CRC16AM2</td>
</tr>
</tbody>
</table>

Table 4.16: CRC16AM2 register

### 4.4.4 Software

There are no classes provided to interact with the CRC16 engine. However it’s rather easy to use the registers directly, as in the following examples.

```c
void crc16_init(void)
{
    CRC16POLY = 0x8408; /* Set polynomial to CRC16-CCITT */
}

void crc16_reset(void)
{
    CRC16ACC=0xFFFF; /* Reset CRC16 to all ones */
}

void crc16_append(unsigned char c)
{
    CRC16APP = c; /* Append a byte to CRC16 stream */
}

unsigned crc16_get(void)
{
    return CRC16ACC; /* Return the current accumulated CRC16 */
}

unsigned crc16_get_previous(void)
{
    return CRC16AM1; /* Return the previous accumulated CRC16 */
}

unsigned crc16_get_preprevious(void)
{
    return CRC16AM2; /* Return the pre-previous accumulated CRC16 */
}
```
4.5 Interrupt Controller

4.5.1 HDL sources and modules

HDL instantiation template

The interrupt controller is internal to ZPUino, and should not be directly instantiated.

4.5.2 Location

The interrupt controller is located in IOSLOT 4. This slot cannot be used on top-level module.

4.5.3 Registers

INTRCTL

Interrupt control register.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
<td>INTREN</td>
<td></td>
</tr>
</tbody>
</table>

Table 4.17: INTRCTL register

INTREN
Interrupt Enable bit

INTRMASK

Interrupt mask register. Set to '1' to enable a specific interrupt line.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>IMASK</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4.18: INTRMASK register

IMASK
interrupt Mask. See board-specific design for detail on the interrupt lines.
4.5.4 Software

The following example shows how to use interrupts with Timer 0. Timer is set up for a 10KHz operation with interrupts enabled.

```c
void __zpu_interrupt()
{
    if (TMROCR1 & _BV(TCTLIF)) { /* Interrupt comes from timer 0 */
        /* do something here... */
        /* Clear the interrupt flag on timer register */
        TMROCTL &= ~_BV(TCTLIF);
    }
}

void setup()
{
    unsigned frequency = 10000;
    TMROCNT = 0; /* Clear timer counter */
    TMROCMP = ((CLK_FREQ/2) / frequency) - 1; /* Set up timer, prescaler 2 */
    TMROCTL = _BV(TCTLENA) | _BV(TCTLCM) | _BV(TCTLDIR) |
              _BV(TCTLCPO) | _BV(TCTLIEN);
    INTRMASK = _BV(INTRLINE_TIMER0); /* Enable timer 0 interrupt on mask */
    INTRCTL = _BV(INTREN); /* Globally enable interrupts */
}
```
4.6 SigmaDelta DAC

ZPUino SigmaDelta DAC is a two-channel 16-bit DAC with configurable endianess.

4.6.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_sigmadelta is
  port (
    wb_clk_i: in std_logic;
    wb_rst_i: in std_logic;
    wb_dat_o: out std_logic_vector(wordSize-1 downto 0);
    wb_dat_i: in std_logic_vector(wordSize-1 downto 0);
    wb_adr_i: in std_logic_vector(maxI0bit downto minI0bit);
    wb_we_i: in std_logic;
    wb_cyc_i: in std_logic;
    wb_stb_i: in std_logic;
    wb_ack_o: out std_logic;
    wb_inta_o: out std_logic;
    sync_in: in std_logic;

    -- Connection to GPIO pin
    spp_data: out std_logic_vector(1 downto 0);
    spp_en: out std_logic_vector(1 downto 0)
  );
end component;
```

Compliance

The Sigma Delta DAC is wishbone compatible, in non-pipelined mode.

Source files

All Sigma Delta system is implemented in zpuino_sigmadelta.vhd.

4.6.2 Location

The Sigma Delta module is usually located in IOSLOT 5.
4.6.3 Registers

SIGMADELTACTL

Sigma Delta DAC control register.

<table>
<thead>
<tr>
<th>31</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>SDEXTTRIG</td>
<td>SDLE</td>
<td>SDENA1</td>
<td>SDENA0</td>
<td></td>
</tr>
</tbody>
</table>

Table 4.19: SIGMADELTACTL register

SDENA0
SigmaDelta Channel 0 enable

SDENA1
SigmaDelta Channel 1 enable

SDLE
Sigma-Delta Little Endian support. If set to 1 input is assumed to be little endian, otherwise the native format (big endian) is used.

SDEXTTRIG
Sigma-Delta external trigger support. If set to 1, then an external signal (Timer0 compare match) is used to transfer previously written data into the output. This is useful if you require a constant sigma delta update, but you have jitter in the code that do not allow for a precise output timing.

SIGMADELTADATA

Sigma Delta DAC data register.

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SDCH1</td>
<td></td>
<td>SDCH0</td>
</tr>
</tbody>
</table>

Table 4.20: SIGMADELTADATA register

SDCH0
SigmaDelta Channel 0 data

SDCH1
SigmaDelta Channel 1 data
4.6.4 Software
4.7 SPI

4.7.1 HDL sources and modules

HDL instantiation template

```vhdl
component zpuino_spi is
  port (
    wb_clk_i: in std_logic;
    wb_rst_i: in std_logic;
    wb_dat_o: out std_logic_vector(wordSize-1 downto 0);
    wb_dat_i: in std_logic_vector(wordSize-1 downto 0);
    wb_adr_i: in std_logic_vector(maxIObit downto minIObit);
    wb_we_i: in std_logic;
    wb_cyc_i: in std_logic;
    wb_stb_i: in std_logic;
    wb_ack_o: out std_logic;
    wb_inta_o: out std_logic;
    mosi: out std_logic;
    miso: in std_logic;
    sck: out std_logic;
    enabled: out std_logic
  );
end component;
```

Compliance

The SPI module is wishbone compatible, in non-pipelined mode.

Source files

4.7.2 Location

4.7.3 Registers

SPICTL

SPI control register.

<table>
<thead>
<tr>
<th>31</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>SPT'S 2</td>
<td>SPILOCK</td>
<td>SPIEN</td>
<td>SPISRE</td>
<td>SPICPOL</td>
<td>SPICP</td>
<td>SPIREADY</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4.21: SPICTL register
0 - SPIREADY [RW]
  SPI Ready bit. Reads as 1 when transfer has been completed or module is idle, 0 otherwise. If you use blocking operation then you don’t have to check this bit.

[3:1] - SPICP [RW]
  SPI clock prescaler. The prescaler has 3 bits.

4 - SPICPOL [RW]
  SPI clock polarity.

5 - SPISRE [RW]
  SPI capture edge. If set to 1, then input is latched on rising clock edge, otherwise it’s latched on falling edge.

6 - SPIEN [RW]
  SPI enable bit. Must be set to 1 for SPI operation.

7 - SPIBLOCK [RW]
  SPI blocking operation. If this bit is set to 1, all reads and writes to SPI module will cause CPU to wait if transmission is still in progress. This allows for fast transfers because you don’t have to check for SPIREADY bit.\(^3\)

[9:8] - SPITS [RW]
  SPI Transfer size. Will be deprecated in a next release.

**SPIDATA**

SPI data register.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>SPIDATA</td>
</tr>
</tbody>
</table>

Table 4.22: SPIDATA register

[31:0] - SPIDATA [RW]
  SPIDATA holds the transmission values. A write to this register will cause SPI to transmit the relevant bits, according to transfer size value. The internal receive register is shifted left by the transfer size bits.

**4.7.4 SPI clock prescaler**

When enabled, the SPI clock prescaler divides the main clock according to table 4.23.

\(^3\)Note: interrupts are disabled when CPU is waiting for transmission to complete. This might cause interrupt jitter.
<table>
<thead>
<tr>
<th>Prescaler value</th>
<th>Clock divider</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1</td>
</tr>
<tr>
<td>001</td>
<td>2</td>
</tr>
<tr>
<td>010</td>
<td>4</td>
</tr>
<tr>
<td>011</td>
<td>8</td>
</tr>
<tr>
<td>100</td>
<td>16</td>
</tr>
<tr>
<td>101</td>
<td>64</td>
</tr>
<tr>
<td>110</td>
<td>256</td>
</tr>
<tr>
<td>111</td>
<td>1024</td>
</tr>
</tbody>
</table>

Table 4.23: SPI prescaler values

4.7.5 Software
5 Libraries
5.1 SmallFS library

5.1.1 What is SmallFS?

SmallFS is a read-only, small overhead filesystem intended for embedded systems, and suitable for use on SPI flash devices. The basic code size is around 900 bytes on ZPUino.

5.1.2 Advantages and disadvantages

Advantages:
- Position-independent location. Can be put on any stream-capable device, at any position. Can also be used with memory-mapped systems.
- Very low overhead, compared to other filesystems like FAT16.
- Very easy to use.
- Optionally aligned to any size.

Disadvantages:
- Read-only. You need to regenerate filesystem and fully reprogram it (like you do with CDROM filesystems.
- No directory support, only plain files.
- 2GiB limit on file size, and on filesystem size.
- 256-char limit on file names.

5.1.3 Technical details

SmallFS uses a very simple layout. The filesystem is composed of an header, a central directory, and the files themselves. All fields on SmallFS are big-endian.

<table>
<thead>
<tr>
<th>Header</th>
<th>Directory entries</th>
<th>Files</th>
</tr>
</thead>
</table>

Table 5.1: SmallFS structure
SmallFS header is 8-bytes long and includes the filesystem magic and the number of files packed in the filesystem.

The directory

Each directory entry is variable sized, and includes the header plus the file name. The file name is not NULL terminated.

The offset field depicts the file contents offset relative to the start of the filesystem. Following the header, the file name will be stored, with size given by the namesize field.

The file contents

All files will be appended after the directory entries. You should use offset field (and add it to filesystem offset) to find out where files are stored.

5.1.4 The library

A ready-to-use library is provided to integrate SmallFS in ZPUino.

```cpp
int SmallFS::begin();
SmallFSFile SmallFS::open(const char *name);
```

These two methods are the only one you need to use on the base class. The SmallFS::begin() method returns 0 on success, or -1 otherwise. It only fails if no filesystem is found.

In order to open a file, just call the open() method.

```cpp
if (SmallFS.begin()==0) {
    SmallFSFile myfile = SmallFS.open("myfilename.ext");
}
```

The SmallFSFile class interface is described below:
bool SmallFSFile::valid();
int SmallFSFile::read(void *buf, int size);
void SmallFSFile::seek(int pos, int whence);
int SmallFSFile::size() const;
int SmallFSFile::readCallback(int s, void (*callback)(unsigned char, void*), void *data);

5.1.5 Tools

A set of tools are provided to create the filesystem, and to extract and/or dump its contents.

5.1.6 Integration

The current IDE (Alpha5+ and beyond) can detect SmallFS and generate automatically its contents and program it after the sketch binary.

All you have to do is to create a directory in your sketch folder with name smallfs, put your files in it, and the IDE will recognise it and program the flash accordingly.
6 Boards

On this chapter we describe the current boards officially supported. In addition to the baseline board configuration some variants are offered.

6.1 Interpreting board information

For each board a few information is shown. The overall features and configuration are shown first, followed by the PPS (Peripheral Pin Select) interconnections, the board pinout information, and the IO slot mappings.

6.1.1 Pin mappings and PPS

Three types of pins are described on the pin mapping tables for each individual board:

- **GPIO**
  - The pin is available as a generic input and output pin.

- **GPI**
  - The pin is available only as a generic input pin.

- **GPO**
  - The pin is available only as a generic output pin.

Some pins can be used for both input and output PPS (meaning you can attach to it any PPS, such as SPI MISO (input) or SigmaDelta OUT (output)). However, due to board interconnections and/or to simplify the overall design complexity (PPS is very resource hungry) some pins have limited PPS capabilities (meaning you can only attach an output device, an input device, or no device at all. The PPS configuration is shown for each pin, with the following values:

- **I/O**
  - The pin can be mapped to a PPS input or a PPS output.

- **I**
  - The pin can be mapped to a input PPS only.

- **O**
  - The pin can be mapped to an output PPS only.
N/A

The pin cannot be used for PPS.
6.2 Gadget Factory Papilio One 250

- **FPGA**: Xilinx Spartan 3E 250, VQ100 (xc3s250e-4-vq100)
- **Frequency**: 96MHz (from on-board 32MHz oscillator)
- **Memory size**: 16KiB
- **Bootloader size**: 4KiB
- **Stack size**: 2KiB
- **SPI flash**: Any supported
- **Reset type**: UART Serial reset
- **GPIO count**: 49
  - **UART**: 1 (connected to FTDI2232)
  - **SPI**: 2 (one connected to SPI flash, other PPS)
  - **SigmaDelta**: 1, 2-channel 16-bit (PPS)
  - **Timers**: 2 (one 16-bit, one 24-bit)
- **PWM outputs**: 2
- **SPI sketch offset**: 0x00042000

### Table 6.1: Gadget Factory Papilio One 250 IO Index Mapping Alias

<table>
<thead>
<tr>
<th>IO</th>
<th>Index</th>
<th>Mapping</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>0</td>
<td>USPI MISO</td>
<td>IOPIN_USPI_MISO</td>
</tr>
<tr>
<td>O</td>
<td>0</td>
<td>SigmaDelta channel 0</td>
<td>IOPIN_SIGMADELTA0</td>
</tr>
<tr>
<td>O</td>
<td>1</td>
<td>Timer 0 PWM 0</td>
<td>IOPIN_TIMER0_OC</td>
</tr>
<tr>
<td>O</td>
<td>2</td>
<td>Timer 1 PWM 0</td>
<td>IOPIN_TIMER1_OC</td>
</tr>
<tr>
<td>O</td>
<td>3</td>
<td>USPI MOSI</td>
<td>IOPIN_USPI_MOSI</td>
</tr>
<tr>
<td>O</td>
<td>4</td>
<td>USPI SCK</td>
<td>IOPIN_USPI_SCK</td>
</tr>
<tr>
<td>O</td>
<td>5</td>
<td>SigmaDelta channel 1</td>
<td>IOPIN_SIGMADELTA1</td>
</tr>
</tbody>
</table>

### Table 6.2: GF Papilio One 250 PPS mappings
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FPGA_PIN_P18</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_0</td>
</tr>
<tr>
<td>1</td>
<td>FPGA_PIN_P23</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_1</td>
</tr>
<tr>
<td>2</td>
<td>FPGA_PIN_P26</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_2</td>
</tr>
<tr>
<td>3</td>
<td>FPGA_PIN_P33</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_3</td>
</tr>
<tr>
<td>4</td>
<td>FPGA_PIN_P35</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_4</td>
</tr>
<tr>
<td>5</td>
<td>FPGA_PIN_P40</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_5</td>
</tr>
<tr>
<td>6</td>
<td>FPGA_PIN_P53</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_6</td>
</tr>
<tr>
<td>7</td>
<td>FPGA_PIN_P57</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_7</td>
</tr>
<tr>
<td>8</td>
<td>FPGA_PIN_P60</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_8</td>
</tr>
<tr>
<td>9</td>
<td>FPGA_PIN_P62</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_9</td>
</tr>
<tr>
<td>10</td>
<td>FPGA_PIN_P65</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_10</td>
</tr>
<tr>
<td>11</td>
<td>FPGA_PIN_P67</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_11</td>
</tr>
<tr>
<td>12</td>
<td>FPGA_PIN_P70</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_12</td>
</tr>
<tr>
<td>13</td>
<td>FPGA_PIN_P79</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_13</td>
</tr>
<tr>
<td>14</td>
<td>FPGA_PIN_P84</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_14</td>
</tr>
<tr>
<td>15</td>
<td>FPGA_PIN_P86</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_15</td>
</tr>
</tbody>
</table>

Table 6.3: GF Papilio One 250 pin mappings

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>FPGA_PIN_P85</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_0</td>
</tr>
<tr>
<td>17</td>
<td>FPGA_PIN_P83</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_1</td>
</tr>
<tr>
<td>18</td>
<td>FPGA_PIN_P78</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_2</td>
</tr>
<tr>
<td>19</td>
<td>FPGA_PIN_P71</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_3</td>
</tr>
<tr>
<td>20</td>
<td>FPGA_PIN_P68</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_4</td>
</tr>
<tr>
<td>21</td>
<td>FPGA_PIN_P66</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_5</td>
</tr>
<tr>
<td>22</td>
<td>FPGA_PIN_P63</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_6</td>
</tr>
<tr>
<td>23</td>
<td>FPGA_PIN_P61</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_7</td>
</tr>
<tr>
<td>24</td>
<td>FPGA_PIN_P58</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_8</td>
</tr>
<tr>
<td>25</td>
<td>FPGA_PIN_P54</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_9</td>
</tr>
<tr>
<td>26</td>
<td>FPGA_PIN_P41</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_10</td>
</tr>
<tr>
<td>27</td>
<td>FPGA_PIN_P36</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_11</td>
</tr>
<tr>
<td>28</td>
<td>FPGA_PIN_P34</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_12</td>
</tr>
<tr>
<td>29</td>
<td>FPGA_PIN_P32</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_13</td>
</tr>
<tr>
<td>30</td>
<td>FPGA_PIN_P25</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_14</td>
</tr>
<tr>
<td>31</td>
<td>FPGA_PIN_P22</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_15</td>
</tr>
</tbody>
</table>

Table 6.4: GF Papilio One 250 pin mappings (cont.)
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>FPGA_PIN_P91</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_0</td>
</tr>
<tr>
<td>33</td>
<td>FPGA_PIN_P92</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_1</td>
</tr>
<tr>
<td>34</td>
<td>FPGA_PIN_P94</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_2</td>
</tr>
<tr>
<td>35</td>
<td>FPGA_PIN_P95</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_3</td>
</tr>
<tr>
<td>36</td>
<td>FPGA_PIN_P98</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_4</td>
</tr>
<tr>
<td>37</td>
<td>FPGA_PIN_P2</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_5</td>
</tr>
<tr>
<td>38</td>
<td>FPGA_PIN_P3</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_6</td>
</tr>
<tr>
<td>39</td>
<td>FPGA_PIN_P4</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_7</td>
</tr>
<tr>
<td>40</td>
<td>FPGA_PIN_P5</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_8</td>
</tr>
<tr>
<td>41</td>
<td>FPGA_PIN_P9</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_9</td>
</tr>
<tr>
<td>42</td>
<td>FPGA_PIN_P10</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_10</td>
</tr>
<tr>
<td>43</td>
<td>FPGA_PIN_P11</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_11</td>
</tr>
<tr>
<td>44</td>
<td>FPGA_PIN_P12</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_12</td>
</tr>
<tr>
<td>45</td>
<td>FPGA_PIN_P15</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_13</td>
</tr>
<tr>
<td>46</td>
<td>FPGA_PIN_P16</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_14</td>
</tr>
<tr>
<td>47</td>
<td>FPGA_PIN_P17</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_15</td>
</tr>
</tbody>
</table>

Table 6.5: GF Papilio One 250 pin mappings (cont.)

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>FPGA_PIN_P24</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_PIN_FLASHCS</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI_FLASH_SEL_PIN</td>
</tr>
</tbody>
</table>

Table 6.6: GF Papilio One 250 pin mappings (cont.)

<table>
<thead>
<tr>
<th>IO Slot</th>
<th>Device</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SPI</td>
<td>Connected to SPI flash</td>
</tr>
<tr>
<td>1</td>
<td>UART</td>
<td>Connected to FT2232</td>
</tr>
<tr>
<td>2</td>
<td>GPIO</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Timers</td>
<td>1×16 bit (one PWM), 1×24 bit (one PWM)</td>
</tr>
<tr>
<td>4</td>
<td>Interrupt</td>
<td>Hardcoded</td>
</tr>
<tr>
<td>5</td>
<td>SigmaDelta</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>6</td>
<td>SPI</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>7</td>
<td>CRC16</td>
<td></td>
</tr>
<tr>
<td>8-15</td>
<td>empty</td>
<td></td>
</tr>
</tbody>
</table>

Table 6.7: GF Papilio One 250 IO slot usage
6.3 Gadget Factory Papilio One 500

FPGA: Xilinx Spartan 3E 500, VQ100 (xc3s500e-4-vq100)
Frequency: 96MHz (from on-board 32MHz oscillator)
Memory size: 32KiB
Bootloader size: 4KiB
Stack size: 2KiB
SPI flash: Any supported
Reset type: UART Serial reset
GPIO count: 49
  UART: 2 (one connected to FTDI2232, other PPS)
  SPI: 2 (one connected to SPI flash, other PPS)
SigmaDelta: 1 2-channel 16-bit (PPS)
Timers: 2 (one 16-bit, one 24-bit)
PWM outputs: 2
SPI sketch offset: 0x00046000

Table 6.8: Gadget Factory Papilio One 500

<table>
<thead>
<tr>
<th>IO</th>
<th>Index</th>
<th>Mapping</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>0</td>
<td>USPI MISO</td>
<td>IOPIN_USPI_MISO</td>
</tr>
<tr>
<td>I</td>
<td>1</td>
<td>UART2 RX</td>
<td>none</td>
</tr>
<tr>
<td>O</td>
<td>0</td>
<td>SigmaDelta channel 0</td>
<td>IOPIN_SIGMADELTA0</td>
</tr>
<tr>
<td>O</td>
<td>1</td>
<td>Timer 0 PWM 0</td>
<td>IOPIN_TIMER0_OC</td>
</tr>
<tr>
<td>O</td>
<td>2</td>
<td>Timer 1 PWM 0</td>
<td>IOPIN_TIMER1_OC</td>
</tr>
<tr>
<td>O</td>
<td>3</td>
<td>USPI MOSI</td>
<td>IOPIN_USPI_MOSI</td>
</tr>
<tr>
<td>O</td>
<td>4</td>
<td>USPI SCK</td>
<td>IOPIN_USPI_SCK</td>
</tr>
<tr>
<td>O</td>
<td>5</td>
<td>SigmaDelta channel 1</td>
<td>IOPIN_SIGMADELTA1</td>
</tr>
<tr>
<td>O</td>
<td>6</td>
<td>UART2 TX</td>
<td>none</td>
</tr>
</tbody>
</table>

Table 6.9: GF Papilio One 500 PPS mappings
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FPGA_PIN_P18</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_0</td>
</tr>
<tr>
<td>1</td>
<td>FPGA_PIN_P23</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_1</td>
</tr>
<tr>
<td>2</td>
<td>FPGA_PIN_P26</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_2</td>
</tr>
<tr>
<td>3</td>
<td>FPGA_PIN_P33</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_3</td>
</tr>
<tr>
<td>4</td>
<td>FPGA_PIN_P35</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_4</td>
</tr>
<tr>
<td>5</td>
<td>FPGA_PIN_P40</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_5</td>
</tr>
<tr>
<td>6</td>
<td>FPGA_PIN_P53</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_6</td>
</tr>
<tr>
<td>7</td>
<td>FPGA_PIN_P57</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_7</td>
</tr>
<tr>
<td>8</td>
<td>FPGA_PIN_P60</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_8</td>
</tr>
<tr>
<td>9</td>
<td>FPGA_PIN_P62</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_9</td>
</tr>
<tr>
<td>10</td>
<td>FPGA_PIN_P65</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_10</td>
</tr>
<tr>
<td>11</td>
<td>FPGA_PIN_P67</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_11</td>
</tr>
<tr>
<td>12</td>
<td>FPGA_PIN_P70</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_12</td>
</tr>
<tr>
<td>13</td>
<td>FPGA_PIN_P79</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_13</td>
</tr>
<tr>
<td>14</td>
<td>FPGA_PIN_P84</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_14</td>
</tr>
<tr>
<td>15</td>
<td>FPGA_PIN_P86</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_A_15</td>
</tr>
<tr>
<td>16</td>
<td>FPGA_PIN_P85</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_0</td>
</tr>
<tr>
<td>17</td>
<td>FPGA_PIN_P83</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_1</td>
</tr>
<tr>
<td>18</td>
<td>FPGA_PIN_P78</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_2</td>
</tr>
<tr>
<td>19</td>
<td>FPGA_PIN_P71</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_3</td>
</tr>
<tr>
<td>20</td>
<td>FPGA_PIN_P68</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_4</td>
</tr>
<tr>
<td>21</td>
<td>FPGA_PIN_P66</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_5</td>
</tr>
<tr>
<td>22</td>
<td>FPGA_PIN_P63</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_6</td>
</tr>
<tr>
<td>23</td>
<td>FPGA_PIN_P61</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_7</td>
</tr>
<tr>
<td>24</td>
<td>FPGA_PIN_P58</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_8</td>
</tr>
<tr>
<td>25</td>
<td>FPGA_PIN_P54</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_9</td>
</tr>
<tr>
<td>26</td>
<td>FPGA_PIN_P41</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_10</td>
</tr>
<tr>
<td>27</td>
<td>FPGA_PIN_P36</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_11</td>
</tr>
<tr>
<td>28</td>
<td>FPGA_PIN_P34</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_12</td>
</tr>
<tr>
<td>29</td>
<td>FPGA_PIN_P32</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_13</td>
</tr>
<tr>
<td>30</td>
<td>FPGA_PIN_P25</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_14</td>
</tr>
<tr>
<td>31</td>
<td>FPGA_PIN_P22</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_B_15</td>
</tr>
</tbody>
</table>

Table 6.10: GF Papilio One 500 pin mappings

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
</table>

Table 6.11: GF Papilio One 500 pin mappings (cont.)
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>FPGA_PIN_P91</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_0</td>
</tr>
<tr>
<td>33</td>
<td>FPGA_PIN_P92</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_1</td>
</tr>
<tr>
<td>34</td>
<td>FPGA_PIN_P94</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_2</td>
</tr>
<tr>
<td>35</td>
<td>FPGA_PIN_P95</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_3</td>
</tr>
<tr>
<td>36</td>
<td>FPGA_PIN_P98</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_4</td>
</tr>
<tr>
<td>37</td>
<td>FPGA_PIN_P2</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_5</td>
</tr>
<tr>
<td>38</td>
<td>FPGA_PIN_P3</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_6</td>
</tr>
<tr>
<td>39</td>
<td>FPGA_PIN_P4</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_7</td>
</tr>
<tr>
<td>40</td>
<td>FPGA_PIN_P5</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_8</td>
</tr>
<tr>
<td>41</td>
<td>FPGA_PIN_P9</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_9</td>
</tr>
<tr>
<td>42</td>
<td>FPGA_PIN_P10</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_10</td>
</tr>
<tr>
<td>43</td>
<td>FPGA_PIN_P11</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_11</td>
</tr>
<tr>
<td>44</td>
<td>FPGA_PIN_P12</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_12</td>
</tr>
<tr>
<td>45</td>
<td>FPGA_PIN_P15</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_13</td>
</tr>
<tr>
<td>46</td>
<td>FPGA_PIN_P16</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_14</td>
</tr>
<tr>
<td>47</td>
<td>FPGA_PIN_P17</td>
<td>GPIO</td>
<td>I/O</td>
<td>WING_C_15</td>
</tr>
<tr>
<td>48</td>
<td>FPGA_PIN_P24</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_PIN_FLASHCS, SPI_FLASH_SEL_PIN</td>
</tr>
</tbody>
</table>

Table 6.12: GF Papilio One 500 pin mappings (cont.)
<table>
<thead>
<tr>
<th>IO Slot</th>
<th>Device</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SPI</td>
<td>Connected to SPI flash</td>
</tr>
<tr>
<td>1</td>
<td>UART</td>
<td>Connected to FT232</td>
</tr>
<tr>
<td>2</td>
<td>GPIO</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Timers</td>
<td>1×16 bit (one PWM), 1×24 bit (one PWM)</td>
</tr>
<tr>
<td>4</td>
<td>Interrupt</td>
<td>Hardcoded</td>
</tr>
<tr>
<td>5</td>
<td>SigmaDelta</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>6</td>
<td>SPI</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>7</td>
<td>CRC16</td>
<td></td>
</tr>
<tr>
<td>8-10</td>
<td>empty</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>UART</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>12-15</td>
<td>empty</td>
<td></td>
</tr>
</tbody>
</table>

Table 6.14: GF Papilio One 500 IO slot usage
6.4 Spartan3E Starter Kit (S3E500)

FPGA: Xilinx Spartan 3E 500, FG320 (xc3s500e-4-fg320)
Frequency: 96MHz (from on-board 50MHz oscillator)
Memory size: 32KiB
Bootloader size: 4KiB
Stack size: 2KiB
SPI flash: Any supported (usually M25P16)
Reset type: UART Serial reset and reset (SOUTH) button
GPIO count: 54
  UART: 1 (connected to RS232 interface)
  SPI: 2 (one connected to board SPI bus, other PPS)
  SigmaDelta 1 2-channel 16-bit (PPS)
  Timers: 2 (one 16-bit, one 24-bit)
PWM outputs: 2
SPI sketch offset: 0x00000000

Table 6.15: Spartan3E Starter Kit (S3E500)

<table>
<thead>
<tr>
<th>IO</th>
<th>Index</th>
<th>Mapping</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>0</td>
<td>USPI MISO</td>
<td>IOPIN_USPI_MISO</td>
</tr>
<tr>
<td>O</td>
<td>0</td>
<td>SigmaDelta channel 0</td>
<td>IOPIN_SIGMADELTA0</td>
</tr>
<tr>
<td>O</td>
<td>1</td>
<td>Timer 0 PWM 0</td>
<td>IOPIN_TIMER0_OC</td>
</tr>
<tr>
<td>O</td>
<td>2</td>
<td>Timer 1 PWM 0</td>
<td>IOPIN_TIMER1_OC</td>
</tr>
<tr>
<td>O</td>
<td>3</td>
<td>USPI MOSI</td>
<td>IOPIN_USPI_MOSI</td>
</tr>
<tr>
<td>O</td>
<td>4</td>
<td>USPI SCK</td>
<td>IOPIN_USPI_SCK</td>
</tr>
<tr>
<td>O</td>
<td>5</td>
<td>SigmaDelta channel 1</td>
<td>IOPIN_SIGMADELTA1</td>
</tr>
</tbody>
</table>

Table 6.16: Spartan3E Starter Kit (S3E500) PPS mappings
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FPGA_PIN_B4</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J1_0</td>
</tr>
<tr>
<td>1</td>
<td>FPGA_PIN_A4</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J1_1</td>
</tr>
<tr>
<td>2</td>
<td>FPGA_PIN_D5</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J1_2</td>
</tr>
<tr>
<td>3</td>
<td>FPGA_PIN_C5</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J1_3</td>
</tr>
<tr>
<td>4</td>
<td>FPGA_PIN_A6</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J2_0</td>
</tr>
<tr>
<td>5</td>
<td>FPGA_PIN_B6</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J2_1</td>
</tr>
<tr>
<td>6</td>
<td>FPGA_PIN_E7</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J2_2</td>
</tr>
<tr>
<td>7</td>
<td>FPGA_PIN_F7</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J2_3</td>
</tr>
<tr>
<td>8</td>
<td>FPGA_PIN_D7</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J4_0</td>
</tr>
<tr>
<td>9</td>
<td>FPGA_PIN_C7</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J4_1</td>
</tr>
<tr>
<td>10</td>
<td>FPGA_PIN_F8</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J4_2</td>
</tr>
<tr>
<td>11</td>
<td>FPGA_PIN_E8</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_J4_3</td>
</tr>
<tr>
<td>12</td>
<td>FPGA_PIN_L13</td>
<td>GPI</td>
<td>N/A</td>
<td>FPGA_SW_0</td>
</tr>
<tr>
<td>13</td>
<td>FPGA_PIN_L14</td>
<td>GPI</td>
<td>N/A</td>
<td>FPGA_SW_1</td>
</tr>
<tr>
<td>14</td>
<td>FPGA_PIN_H18</td>
<td>GPI</td>
<td>N/A</td>
<td>FPGA_SW_2</td>
</tr>
<tr>
<td>15</td>
<td>FPGA_PIN_N17</td>
<td>GPI</td>
<td>N/A</td>
<td>FPGA_SW_3</td>
</tr>
</tbody>
</table>

Table 6.17: Spartan3E Starter Kit (S3E500) pin mappings

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>FPGA_PIN_U3</td>
<td>GPIO</td>
<td>N/A</td>
<td>SPI_FLASH_SEL_PIN</td>
</tr>
<tr>
<td>17</td>
<td>FPGA_PIN_A13</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_21</td>
</tr>
<tr>
<td>18</td>
<td>FPGA_PIN_B13</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_22</td>
</tr>
<tr>
<td>19</td>
<td>FPGA_PIN_A14</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_23</td>
</tr>
<tr>
<td>20</td>
<td>FPGA_PIN_B14</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_24</td>
</tr>
<tr>
<td>21</td>
<td>FPGA_PIN_C14</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_25</td>
</tr>
<tr>
<td>22</td>
<td>FPGA_PIN_D14</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_26</td>
</tr>
<tr>
<td>23</td>
<td>FPGA_PIN_A16</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_27</td>
</tr>
<tr>
<td>24</td>
<td>FPGA_PIN_B16</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_28</td>
</tr>
<tr>
<td>25</td>
<td>FPGA_PIN_E13</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_29</td>
</tr>
<tr>
<td>26</td>
<td>FPGA_PIN_C4</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_30</td>
</tr>
<tr>
<td>27</td>
<td>FPGA_PIN_B11</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_31</td>
</tr>
<tr>
<td>28</td>
<td>FPGA_PIN_A11</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_32</td>
</tr>
<tr>
<td>29</td>
<td>FPGA_PIN_A8</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_33</td>
</tr>
<tr>
<td>30</td>
<td>FPGA_PIN_G9</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_34</td>
</tr>
<tr>
<td>31</td>
<td>FPGA_PIN_C3</td>
<td>GPIO</td>
<td>I/O</td>
<td>FPGA_FXI0_35</td>
</tr>
</tbody>
</table>

Table 6.18: Spartan3E Starter Kit (S3E500) pin mappings (cont.)
<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>FPGA_PIN_F12</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_0</td>
</tr>
<tr>
<td>33</td>
<td>FPGA_PIN_E12</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_1</td>
</tr>
<tr>
<td>34</td>
<td>FPGA_PIN_E11</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_2</td>
</tr>
<tr>
<td>35</td>
<td>FPGA_PIN_F11</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_3</td>
</tr>
<tr>
<td>36</td>
<td>FPGA_PIN_C11</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_4</td>
</tr>
<tr>
<td>37</td>
<td>FPGA_PIN_D11</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_5</td>
</tr>
<tr>
<td>38</td>
<td>FPGA_PIN_E9</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_6</td>
</tr>
<tr>
<td>39</td>
<td>FPGA_PIN_F9</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_LED_7</td>
</tr>
<tr>
<td>40</td>
<td>FPGA_PIN_R15</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_D4</td>
</tr>
<tr>
<td>41</td>
<td>FPGA_PIN_R16</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_D5</td>
</tr>
<tr>
<td>42</td>
<td>FPGA_PIN_P17</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_D6</td>
</tr>
<tr>
<td>43</td>
<td>FPGA_PIN_M15</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_D7</td>
</tr>
<tr>
<td>44</td>
<td>FPGA_PIN_L18</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_RS</td>
</tr>
<tr>
<td>45</td>
<td>FPGA_PIN_L17</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_RW</td>
</tr>
<tr>
<td>46</td>
<td>FPGA_PIN_M18</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_LCD_E</td>
</tr>
<tr>
<td>47</td>
<td>FPGA_PIN_P7</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_Amp_SHDN</td>
</tr>
</tbody>
</table>

Table 6.19: Spartan3E Starter Kit (S3E500) pin mappings (cont.)

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Function</th>
<th>PPS</th>
<th>Alias</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>FPGA_PIN_K18</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_ROT_A</td>
</tr>
<tr>
<td>49</td>
<td>FPGA_PIN_G18</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_ROT_B</td>
</tr>
<tr>
<td>50</td>
<td>FPGA_PIN_V16</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_ROT_C</td>
</tr>
<tr>
<td>51</td>
<td>FPGA_PIN_P11</td>
<td>GPIO</td>
<td>N/A</td>
<td>FPGA_AD_CONV</td>
</tr>
<tr>
<td>52</td>
<td>FPGA_PIN_N8</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_DAC_CS</td>
</tr>
<tr>
<td>53</td>
<td>FPGA_PIN_N7</td>
<td>GPO</td>
<td>N/A</td>
<td>FPGA_Amp_CS</td>
</tr>
</tbody>
</table>

Table 6.20: Spartan3E Starter Kit (S3E500) pin mappings (cont.)
<table>
<thead>
<tr>
<th>IO Slot</th>
<th>Device</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SPI</td>
<td>Connected to board SPI bus</td>
</tr>
<tr>
<td>1</td>
<td>UART</td>
<td>Connected to RS232</td>
</tr>
<tr>
<td>2</td>
<td>GPIO</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Timers</td>
<td>1×16 bit (one PWM), 1×24 bit (one PWM)</td>
</tr>
<tr>
<td>4</td>
<td>Interrupt</td>
<td>Hardcoded</td>
</tr>
<tr>
<td>5</td>
<td>SigmaDelta</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>6</td>
<td>SPI</td>
<td>Mapped to PPS</td>
</tr>
<tr>
<td>7</td>
<td>CRC16</td>
<td></td>
</tr>
<tr>
<td>8-15</td>
<td>empty</td>
<td></td>
</tr>
</tbody>
</table>

Table 6.21: Spartan3E Starter Kit (S3E500) IO slot usage
7 Legal information

7.1 Licensing

See individual parts for licensing information. Most HDL code is released under BSD license, some parts using GNU GPL license.
The Arduino IDE (and its modifications) are licensed under GPLv2 license.
The ZPU toolchain components (binutils, gcc and gdb) have their own licensing information.
This document and the web site are released under Creative Commons Attribution-Share-Alike (cc by-sa).

7.2 Disclaimer

THIS DESIGN IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS PROJECT, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.